Cite
HARVARD Citation
Ahilan, A. et al. (2015). Design for built-in FPGA reliability via fine-grained 2-D error correction codes. Microelectronics and reliability. 55 (9), pp. 2108-2112. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Ahilan, A. et al. (2015). Design for built-in FPGA reliability via fine-grained 2-D error correction codes. Microelectronics and reliability. 55 (9), pp. 2108-2112. [Online].