Cite

APA Citation

    Ahilan, A., & Deepa, P. (2015). design for built-in FPGA reliability via fine-grained 2-D error correction codes. Microelectronics and reliability, 55(9), 2108–2112. http://access.bl.uk/ark:/81055/vdc_100051343960.0x00005f
  
Back to record