Cite

MLA Citation

    Nuno Lourenço et al.. Automatic analog IC sizing and optimization constrained with PVT corners and layout effects. Switzerland : Springer, 2016. http://access.bl.uk/ark:/81055/vdc_100071524023.0x000001
  
Back to record