Automatic analog IC sizing and optimization constrained with PVT corners and layout effects. ([2016])