Cite
APA Citation
Lourenço, N., Martins, R. (. M., & Horta, N. C. G. (2016). Automatic analog IC sizing and optimization constrained with PVT corners and layout effects. Switzerland : Springer. http://access.bl.uk/ark:/81055/vdc_100071524023.0x000001