Cite
HARVARD Citation
Lourenço, N. et al. (2016) Automatic analog IC sizing and optimization constrained with PVT corners and layout effects. [Online]. Switzerland : Springer. Available from: http://access.bl.uk/ark:/81055/vdc_100071524023.0x000001