Author/Creator: Batude, P. - British Library Electronic Legal Deposit Catalogue-Journal Issues and Articles Search Results

Author/Creator Batude, P.

1. FDSOI bottom MOSFETs stability versus top transistor thermal budget featuring 3D monolithic integration. (November 2015)

Authors:: Fenouillet-Beranger, C.; Previtali, B.; Batude, P.; Nemouchi, F.; Cassé, M.; Garros, X.; Tosti, L.; Rambal, N.; Lafond, D.; Dansas, H.; Pasini, L.; Brunet, L.; Deprat, F.; Grégoire, M.; Mellier, M.; Vinet, M.
Journal:: Solid-state electronics
Issue:: Volume 113(2015)
Page Start:: 2
Record Type:: Journal Article
View Content:: Available online (eLD content is only available in our Reading Rooms) ↗

2. Germanium on insulator and new 3D architectures opportunities for integration. (22nd February 2010)

Authors:: Vinet, M.; Le Royer, C.; Batude, P.; Damlencourt, J-F.; Hartmann, J-M.; Hutin, L.; Romanjek, K.; Pouydebasque, A.; Thomas, O.
Journal:: International journal of nanotechnology
Issue:: Volume 7:Number 4/5/6/7/8(2010)
Page Start:: 304
Record Type:: Journal Article
View Content:: Available online (eLD content is only available in our Reading Rooms) ↗

3. Inter-tier electrostatic coupling effects in 3D sequential integration devices and circuits. (June 2020)

Authors:: Sideris, P.; Brunet, L.; Ciampolini, L.; Sicard, G.; Batude, P.; Theodorou, C.
Journal:: Solid-state electronics
Issue:: Volume 168(2020)
Page Start:
Record Type:: Journal Article
View Content:: Available online (eLD content is only available in our Reading Rooms) ↗

4. New insights on SOI Tunnel FETs with low-temperature process flow for CoolCube™ integration. (June 2018)

Authors:: Diaz Llorente, C.; Le Royer, C.; Batude, P.; Fenouillet-Beranger, C.; Martinie, S.; Lu, C.-M.V.; Allain, F.; Colinge, J.-P.; Cristoloveanu, S.; Ghibaudo, G.; Vinet, M.
Journal:: Solid-state electronics
Issue:: Volume 144(2018)
Page Start:: 78
Record Type:: Journal Article
View Content:: Available online (eLD content is only available in our Reading Rooms) ↗

5. Novel fine-grain back-bias assist techniques for 3D-monolithic 14 nm FDSOI top-tier SRAMs. (June 2020)

Authors:: Bosch, D.; Garros, X.; Makosiej, A.; Ciampolini, L.; Weber, O.; Lacord, J.; Cluzel, J.; Giraud, B.; Berthelon, R.; Cibrario, G.; Brunet, L.; Batude, P.; Fenouillet-Béranger, C.; Lattard, D.; Colinge, J.P.; Balestra, F.; Andrieu, F.
Journal:: Solid-state electronics
Issue:: Volume 168(2020)
Page Start:
Record Type:: Journal Article
View Content:: Available online (eLD content is only available in our Reading Rooms) ↗