Cite
MLA Citation
Manas Ranjan Tripathy et al.. “Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET.” Semiconductor science and technology, vol. 35, 2020, p. . http://access.bl.uk/ark:/81055/vdc_100110165600.0x000056