Cite
MLA Citation
Dandan Jiang et al.. “Investigation of tunneling layer and inter-gate-dielectric engineered TaN floating gate memory.” Integrated ferroelectrics, no. 169, 2016, pp. 146–152. http://access.bl.uk/ark:/81055/vdc_100034215084.0x000003