Cite

HARVARD Citation

    Seligman, E. et al. (2015) Formal verification : an essential toolkit for modern VLSI design. [Online]. Amsterdam : Morgan Kaufmann. Available from: http://access.bl.uk/ark:/81055/vdc_100026049154.0x000001
  
Back to record