Cite

APA Citation

    Seligman, E., Schubert, E. T., & Kumar, M. V. A. K. (2015). Formal verification : an essential toolkit for modern VLSI design. Amsterdam : Morgan Kaufmann. http://access.bl.uk/ark:/81055/vdc_100026049154.0x000001
  
Back to record