Cite
APA Citation
Pillutla, S. R., & Boppana, L. (2021). low-latency area-efficient systolic bit-parallel GF(2m) multiplier for a narrow class of trinomials. Microelectronics journal, 117, . http://access.bl.uk/ark:/81055/vdc_100145481718.0x00005a