Cite
MLA Citation
Prasanthi Rathnala et al.. “Timing error detection and correction for power efficiency: an aggressive scaling approach.” IET circuits, devices & systems, vol. 12, no. 6, 2018, pp. 707–712. http://access.bl.uk/ark:/81055/vdc_100125249109.0x000038