Cite
HARVARD Citation
Rathnala, P. et al. (2018). Timing error detection and correction for power efficiency: an aggressive scaling approach. IET circuits, devices & systems. 12 (6), pp. 707-712. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Rathnala, P. et al. (2018). Timing error detection and correction for power efficiency: an aggressive scaling approach. IET circuits, devices & systems. 12 (6), pp. 707-712. [Online].