Cite

    Sir Orlando Verducci et al.. “A novel approach for the design of low-power pipelined synchronous systems operating in double–edge of the clock.” Microelectronics journal, vol. 107, 2020, p. . http://access.bl.uk/ark:/81055/vdc_100118541861.0x000059