Cite
HARVARD Citation
Ishii, Y. et al. (n.d.). A highly symmetrical 10 transistor 2-read/write dual-port static random access memory bitcell design in 28 nm high-k/metal-gate planar bulk CMOS technology. Japanese journal of applied physics. p. . [Online].