Cite
MLA Citation
C. Diaz Llorente et al.. “New prospects on high on-current and steep subthreshold slope for innovative Tunnel FET architectures.” Solid-state electronics, vol. 159, 2019, pp. 26–37. http://access.bl.uk/ark:/81055/vdc_100086213820.0x000051