Cite
MLA Citation
Muzaffar Rao et al.. “An efficient implementation of FPGA based high speed IPSec (AH/ESP) core.” International journal of internet protocol technology, vol. 11, 2018, pp. 97–109. http://access.bl.uk/ark:/81055/vdc_100076106553.0x000006