Cite
APA Citation
Saldana, G., & Arias-Estrada, M. (2007). compact FPGA-based systolic array architecture suitable for vision systems. International journal of high performance systems architecture, 1, 124–132. http://access.bl.uk/ark:/81055/vdc_100073177598.0x000006