Compact FPGA-based systolic array architecture suitable for vision systems. (15th October 2007)

• Record Type: Journal Article
• Authors: Saldana, Griselda; Arias-Estrada, Miguel
• Is Part Of: International journal of high performance systems architecture. Volume 1:Number 2(2007)
• Page Start: 124
• Page End: 132
• Publication Date: 2007-10-15
• Subjects: systolic array -- motion estimation -- window-based operators -- FPGA -- vision systems -- video compression -- full search block matching; Computer architecture -- Periodicals; Computer systems -- Periodicals; High performance computing -- Periodicals; 004.205
• Languages: English
• ISSNs: 1751-6528

Abstract

Motion estimation is a very computational demanding operation during video compression process in standards such as MPEG4, thus special hardware architectures are required to achieve real-time compression performance. The present work focuses on the development of a reconfigurable systolic-based architecture implementing the Full Search Block Matching Algorithm (FBMA) which is highly computing-intensive and requires a large bandwidth to obtain real-time performance. The architecture comprises a smart memory scheme to reduce the number of accesses to data memory and Router elements to handle data movement among different structures inside the same architecture, adding the possibility of chaining interconnection of multiple processing blocks. Every Processing Element (PE) in the array includes a double ALU in order to search multiple macroblocks in parallel. The functionality has been extended to support operations involved in some other low-level image algorithms. Results show that a peak performance in the order of 9 GOPS can be achieved.