Cite
HARVARD Citation
Ramos, A. et al. (2017). Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection. Microelectronics and reliability. pp. 205-211. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Ramos, A. et al. (2017). Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection. Microelectronics and reliability. pp. 205-211. [Online].