Cite
MLA Citation
Baljit Kaur et al.. “A variation aware timing model for a 2-input NAND gate and its use in sub-65 nm CMOS standard cell characterization.” Microelectronics journal, vol. 53, 2016, pp. 45–55. http://access.bl.uk/ark:/81055/vdc_100032676620.0x000056