Cite
MLA Citation
S Jayanthy and M. C Bhuvaneswari. Test generation of crosstalk delay faults in VLSI circuits. Singapore : Springer, 2019. http://access.bl.uk/ark:/81055/vdc_100067415868.0x000001
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
S Jayanthy and M. C Bhuvaneswari. Test generation of crosstalk delay faults in VLSI circuits. Singapore : Springer, 2019. http://access.bl.uk/ark:/81055/vdc_100067415868.0x000001