Cite
HARVARD Citation
Huang, X. et al. (2021). Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture. IET computers & digital techniques. 15 (6), pp. 427-436. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Huang, X. et al. (2021). Accelerating the SM3 hash algorithm with CPU‐FPGA Co‐Designed architecture. IET computers & digital techniques. 15 (6), pp. 427-436. [Online].