Cite

HARVARD Citation

    Vohra, H. et al. (2022). Test architecture optimization algorithms for coarse-grain partitioned 3D system-on-chip. Computers & electrical engineering. p. . [Online]. 
  
Back to record