Cite

HARVARD Citation

    Wang, Y. et al. (2022). IMSC: Instruction set architecture monitor and secure cache for protecting processor systems from undocumented instructions. IET information security. pp. 314-319. [Online]. 
  
Back to record