Cite
MLA Citation
M. Sathishkumar et al.. “Performance evaluation of gate engineered InAs–Si heterojunction surrounding gate TFET.” Superlattices and microstructures, vol. 162, 2022, p. . http://access.bl.uk/ark:/81055/vdc_100150529242.0x000032