Cite
MLA Citation
K. Thilagavathi and S. Sivanantham. “Two-stage low power test data compression for digital VLSI circuits.” Computers & electrical engineering, vol. 71, 2018, pp. 309–320. http://access.bl.uk/ark:/81055/vdc_100072162628.0x000050