Cite
HARVARD Citation
Thilagavathi, K. et al. (2018). Two-stage low power test data compression for digital VLSI circuits. Computers & electrical engineering. pp. 309-320. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Thilagavathi, K. et al. (2018). Two-stage low power test data compression for digital VLSI circuits. Computers & electrical engineering. pp. 309-320. [Online].