Cite
HARVARD Citation
Mukherjee, C. et al. (2021). Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors towards 3D logic design. Solid-state electronics. p. . [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Mukherjee, C. et al. (2021). Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors towards 3D logic design. Solid-state electronics. p. . [Online].