Cite
HARVARD Citation
Pan, J. et al. (2018). Efficient digit‐serial modular multiplication algorithm on FPGA. IET circuits, devices & systems. 12 (5), pp. 662-668. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Pan, J. et al. (2018). Efficient digit‐serial modular multiplication algorithm on FPGA. IET circuits, devices & systems. 12 (5), pp. 662-668. [Online].