Cite
HARVARD Citation
Gopalakrishnan, S. et al. (2019). Soft‐error reliable architecture for future microprocessors. IET computers & digital techniques. 13 (3), pp. 233-242. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Gopalakrishnan, S. et al. (2019). Soft‐error reliable architecture for future microprocessors. IET computers & digital techniques. 13 (3), pp. 233-242. [Online].