Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs. (11th March 2010)

• Record Type: Journal Article
• Authors: Zhu, Yan; Chio, U-Fat; Wei, He-Gong; Sin, Sai-Weng; U, Seng-Pan; Martins, R. P.
• Other Names: Blalock Benjamin J. Academic Editor.
• Is Part Of: VLSI design. Volume 2010(2010)
• Publication Date: 2010-03-11
• Subjects: Integrated circuits -- Very large scale integration -- Periodicals; 621.395
• DOI: 10.1155/2010/706548
• Languages: English
• ISSNs: 1065-514X

Abstract

Abstract : A novel Capacitor array structure for Successive Approximation Register (SAR) ADC is proposed. This circuit efficiently utilizes charge recycling to achieve high-speed of operation and it can be applied to high-speed and low-to-medium-resolution SAR ADC. The parasitic effects and the static linearity performance, namely, the INL and DNL, of the proposed structure are theoretically analyzed and behavioral simulations are performed to demonstrate its effectiveness under those nonidealities. Simulation results show that to achieve the same conversion performance the proposed capacitor array structure can reduce the average power consumed from the reference ladder by 90% when compared to the binary-weighted splitting capacitor array structure.