Cite
HARVARD Citation
Garg, A. et al. (2018). Gate diffusion input based 4‐bit Vedic multiplier design. IET circuits, devices & systems. 12 (6), pp. 764-770. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Garg, A. et al. (2018). Gate diffusion input based 4‐bit Vedic multiplier design. IET circuits, devices & systems. 12 (6), pp. 764-770. [Online].