Optimization of deep well gate-controlled dual direction SCR device for ESD protection in 0.5 μm CMOS process. (November 2019)