Cite
HARVARD Citation
Kim, T. et al. (2014). Zero bit error rate ID generation circuit using via formation probability in 0.18 μm CMOS process. Electronics letters. 50 (12), pp. 876-877. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Kim, T. et al. (2014). Zero bit error rate ID generation circuit using via formation probability in 0.18 μm CMOS process. Electronics letters. 50 (12), pp. 876-877. [Online].