Cite
HARVARD Citation
Gupta, N. et al. (2016). 0.012 mm2 800 µW 0.1–6.4 GHz multi‐protocol PLL with 14 psrms integrated jitter in 28 nm FD‐SOI. Electronics letters. 52 (18), pp. 1518-1520. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Gupta, N. et al. (2016). 0.012 mm2 800 µW 0.1–6.4 GHz multi‐protocol PLL with 14 psrms integrated jitter in 28 nm FD‐SOI. Electronics letters. 52 (18), pp. 1518-1520. [Online].