Cite
HARVARD Citation
Mao, W. et al. (2017). Area efficient non‐fractional binary‐weighted split‐capacitive‐array DAC for successive‐approximation‐register ADC. Electronics letters. 53 (7), pp. 452-454. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Mao, W. et al. (2017). Area efficient non‐fractional binary‐weighted split‐capacitive‐array DAC for successive‐approximation‐register ADC. Electronics letters. 53 (7), pp. 452-454. [Online].