Cite
HARVARD Citation
Wu, J. et al. (2020). A low jitter multiplying delay-locked loop with static phase offset elimination applied to time-to-digital converter. Microelectronics journal. p. . [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Wu, J. et al. (2020). A low jitter multiplying delay-locked loop with static phase offset elimination applied to time-to-digital converter. Microelectronics journal. p. . [Online].