A double snapback SCR ESD protection scheme for 28 nm CMOS process. (May 2018)