Online Reconfigurable Self-Timed Links for Fault Tolerant NoC. (7th May 2007)

• Record Type: Journal Article
• Authors: Lehtonen, Teijo; Liljeberg, Pasi; Plosila, Juha
• Other Names: Bertozzi Davide Academic Editor.
• Is Part Of: VLSI design. Volume 2007(2007)
• Publication Date: 2007-05-07
• Subjects: Integrated circuits -- Very large scale integration -- Periodicals; 621.395
• DOI: 10.1155/2007/94676
• Languages: English
• ISSNs: 1065-514X

Abstract

Abstract : We propose link structures for NoC that have properties for tolerating efficiently transient, intermittent, and permanent errors. This is a necessary step to be taken in order to implement reliable systems in future nanoscale technologies. The protection against transient errors is realized using Hamming coding and interleaving for error detection and retransmission as the recovery method. We introduce two approaches for tackling the intermittent and permanent errors. In the first approach, spare wires are introduced together with reconfiguration circuitry. The other approach uses time redundancy, the transmission is split into two parts, where the data is doubled. In both structures the presence of permanent or intermittent errors is monitored by analyzing previous error syndromes. The links are based on self-timed signaling in which the handshake signals are protected using triple modular redundancy. We present the structures, operation, and designs for the different components of the links. The fault tolerance properties are analyzed using a fault model containing temporary, intermittent, and permanent faults that occur both as bursts and as single faults. The results show a considerable enhancement in the fault tolerance at the cost of performance and area, and with only a slight increase in power consumption.