Cite
HARVARD Citation
Mehrabani, Y. et al. (2013). A high-speed and high-performance full adder cell based on 32-nm CNFET technology for low voltages. International journal of high performance systems architecture. pp. 196-203. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Mehrabani, Y. et al. (2013). A high-speed and high-performance full adder cell based on 32-nm CNFET technology for low voltages. International journal of high performance systems architecture. pp. 196-203. [Online].