A drain-current model for DG PMOSFETs with fabricated 35 nm device comparison. (15th March 2007)