A boosted negative bit-line SRAM with write-assisted cell in 45 nm CMOS technology. (February 2018)