Cite
MLA Citation
C.Q. Chen et al.. “Application of Scanning Capacitance Microscopy on SOI device with wafer edge low yield pattern.” Microelectronics and reliability, vol. 76, 2017, pp. 141–144. http://access.bl.uk/ark:/81055/vdc_100055863571.0x00005d