Cite
HARVARD Citation
Ramani, G. et al. (2016). An efficient code compression for MIPS32 processor using dictionary and bit-mask based static and dynamic frequency algorithm. Compel. 35 (5), pp. 1774-1785. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Ramani, G. et al. (2016). An efficient code compression for MIPS32 processor using dictionary and bit-mask based static and dynamic frequency algorithm. Compel. 35 (5), pp. 1774-1785. [Online].