Cite
HARVARD Citation
Chua, C. et al. (2017). An improved design and simulation of low-power and area efficient parallel binary comparator. Microelectronics journal. pp. 84-88. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Chua, C. et al. (2017). An improved design and simulation of low-power and area efficient parallel binary comparator. Microelectronics journal. pp. 84-88. [Online].