Cite
HARVARD Citation
Charles Pravin, J. et al. (2017). Investigation of 6T SRAM memory circuit using high-k dielectrics based nano scale junctionless transistor. Superlattices and microstructures. pp. 470-476. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Charles Pravin, J. et al. (2017). Investigation of 6T SRAM memory circuit using high-k dielectrics based nano scale junctionless transistor. Superlattices and microstructures. pp. 470-476. [Online].