Cite
HARVARD Citation
Wiersema, T. et al. (2016). An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip. Computers & electrical engineering. pp. 112-122. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Wiersema, T. et al. (2016). An architecture and design tool flow for embedding a virtual FPGA into a reconfigurable system-on-chip. Computers & electrical engineering. pp. 112-122. [Online].