Cite

HARVARD Citation

    Sadek, U. et al. (2016). FPGA-based optimal robust minimal-order controller structure of a DC–DC converter with Pareto front solution. Control engineering practice. pp. 149-161. [Online]. 
  
Back to record